
## Solutions - Qu 3

(November 6<sup>th</sup> @ 5:30 pm)

## PROBLEM 1 (30 PTS)

Complete the timing diagram of the circuit whose VHDL description is shown below:




```
begin
process (rstn, clk, a, b, x)
begin
  if rstn = '0' then
      qt <= '0';
  elsif (clk'event and clk = '1') then
      if x = 1' then
          qt <= a xnor b;
      end if;
   end if;
end process;
q <= qt;
```

signal qt: std\_logic;

PROBLEM 2 (30 PTS)

. Complete the timing diagram of the following state machine:



## PROBLEM 3 (40 PTS)

. Complete the timing diagram of the following circuit:

